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The work described herein was performed by the Telecommunications Division 
of the Jet Propulsion Laboratory. 
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Abstract 
vi 
Equations are derived for the timing performance of the all-digital, second- 
order, phase-locked loop proposed for the Viking Orbiter and TOPS programs. 
The theory is compared with experimental results and found to agree well over 
the range of interest. 
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1. Introduction 
This report derives the relevant equations necessary to 
determine performance for the second-order, all-digital, 
phase-locked loop (ADPLL) used for subcarrier synchro- 
nization on an all-digital command system proposed for 
the Viking Orbiter and TOPS programs. The results in- 
clude the steady-state phase error variance, the damping 
ratio, and the loop noise bandwidth for the second-order 
subcarrier loop. In addition, the loop noise bandwidth of 
the first-order subcarrier loop is obtained. The results are 
analysis, the relative doppler shift was assumed to have 
a maximum value of 1 X Recently it has been deter- 
mined that the maximum relative doppler rate is, in fact, 
1 X an order of magnitude larger. This increase 
caused the bias in the phase error, due to the doppler, to 
increase to an unacceptable level in the earlier design. It 
was therefore necessary to m o w  the existing loop to 
incorporate a true second-order filter, so that, in theory, 
all the bias would be eliminated. The resulting version of 
the second-order ADPLL is shown in Fig. 1. 
based on a “linear equivalent” analog PLL model which 
was apparently first used by Hurd (Ref. 1) for a digital 
loop that had an analog phase detector. From the linear 
of the digital loop can be determined, excluding quanti- 
zation and doppler effects. These effects are treated sep- 
arately and then combined with the linear equivalent 
results to obtain the total phase error performance. The 
general approach of the linear equivalent analysis is appli- 
cable to instrumentations of the digital phase lock loop 
that are different from the one considered here. 
re, 
equivalent model, using known results, the performance ----- 
I 
I 
I 
ITIMINGAND 1 
The first-order, all-digital, phase-locked loop was ana- 
lyzed in SPS 37-64, Vol. 111 (Ref. 2). At the time of that 
d ~ a g ~ a ~  for all-digit 
hase-locked loop 
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II. Operation of the Second-Order loop 
The loop operates in the same manner as the existing 
first-order ADPLL (Ref. 2) except for the addition of the 
summer branch (discrete integrator) in the loop filter. The 
incoming waveform y (t)  is assumed to be composed of a 
squarewave subcarrier of amplitude A, with period T,,  
that has passed through an additive white Gaussian noise 
channel. The spectral density of the channel noise is 
denoted by N 0 / 2  (two-sided). The low-pass filter (assumed 
to be ideal) passes all frequency components out to W Hz. 
The sampler obtains a sufficient number (16 in this case) 
of equally spaced samples per subcarrier (SC) cycle to 
adequately represent the signal. These samples are then 
converted by the analog-to-digital converter to digital 
format (4-bit words in this case). It is assumed that the 
digitizing introduces neghgible error. The phase detector 
selects the sample corresponding to the point the detec- 
tor thinks is the center of a subcarrier transition. If every 
transition sample were used there would be two transition 
samples per subcarrier cycle. However, due to modulation 
some samples are ambiguous and cannot be utilized. After 
the accumulation of m of these transition samples, the 
accumulation is hard quantized. This quantizing process 
is represented by the signum (SGN) block in Fig. 1. The 
output of the hard quantizer which occurs every M SC 
cycles is either fl or -1 and is multiplied by a signal 
proportional to A,, which is measured in fractions of a 
subcarrier cycle (FSCC). This signal then increments the 
clock timing by ~ T A ,  radians. Simultaneously, the output 
of the hard quantizer is added to the summer of the loop 
filter, which produces an output proportional to A, times 
the value stored in the summer. This component incre- 
ments the clock or transition sampler timing by ~ T A ,  
radians, where A, is specified in FSCC. 
To summarize, the phase detector updates the timing 
every M SC cycles. The update is derived from the accu- 
mulation of m transition samples (m d 2 M )  and is hard 
quantized and fed to the loop filter. The filter controls the 
transition sampler timing by bumping the clock in such a 
manner that the timing is corrected by a discrete phase 
increment every M SC cycles. 
Il l .  Analysis of the linear Equivalent loop 
by an equivalent analog PLL so that the known results 
for analog loops can be applied. Then the effects of quan- 
tization and doppler are considered. 
We shall now derive the analog equivalent loop. First, 
we extend the discrete phase updates to sample-and-hold, 
piecewise-continuous time signals (each sample is held 
for M subcarrier cycles) in such a way that the total phase 
shift in radians is the same for the discrete time DPLL as 
the sample-and-hold analog loop. We now describe the 
analog model of each element of the digital loop. 
The timing update clock is modeled as an analog oscil- 
lator with the VCO parameter, K,,, = 2r /MT, , ,  so that 
a fixed timing update of A out of the loop filter produces 
a timing (or phase) change of 2 d  radians. Hence the 
equivalent analog oscillator, in Laplace notation, can be 
represented as K,,,/s, with 
Thus, instead of bumping the digital timing loop by ~ T A  
radians every MT,, seconds, the analog loop is linearly 
phase-shifted such that in M T , ,  seconds it has been 
shifted by 2xA radians. 
The actual output from the signum function (SGN) is 
a sequence of pulses spaced MT,, seconds apart which 
vary in sign depending on the timing error and the noise. 
The pulses, when fed through the filter to the clock, tend 
to decrease the phase error after each adjustment. Under 
the assumption that the loop is narrow-band, the output 
of the hard quantizer of our “equivalent” analog loop 
can be modeled as a continuous signal plus the phase 
detector noise in the form 
where #J is the phase error of the analog model expressed 
in radians, and A,, is the average (equivalent) small signal 
gain defined, as in Ref. 1, by 
An exact analysis based on Markov chain theory ap- 
pears to be quite difficult to obtain for this particular 
second-order loop configuration since the error state of 
the ADPLL is no longer a simple random walk as it was 
in the first-order ADPLL. Consequently, to compute the 
steady-state error variance, the ADPLL is first modeled 
The term $(+) is the phase detector estimate of the true 
phase error 4, Owing to the hard quantizer, $(+) = +1. 
The equivalent noise is modeled as a random sequence 
of pulses of amplitude 1 and duration MT,, seconds. We 
model the occurrences of a “fl” or a “-I.” as being 
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equally likely, noting that this is only strictly true when 
(p = 0. It is, however, a good approximation as long as (p 
is small, and since we are assuming narrow-band opera- 
tion the phase error will be small with high probability. 
At this point we can depict our “equivalent” analog PLL 
model as shown in Fig. 2. 
The equivalent input is the signal phase 6 plus the 
equivalent noise normalized by the small signal gain. The 
oscillator produces 8, an estimate of 6. Hence the error 
control signal is composed of the phase error 4 plus the 
normalized equivalent noise. The equivalent gain block 
of the equivalent loop transforms the error at the output 
to Aeq+ + n’ (t). 
The filter F ( s )  is modeled as follows: 
where the h s t  term represents the proportional update 
and the second term represents the analog equivalent 
(integrator) of the summer in the loop filter. The nor- 
malization by MT,, accounts for the difference in out- 
put between a summer with a sampled input and an 
analog integrator with a sample-and-hold input. Using 
Tausworthe’s notation (Ref. 3) for a perfect integrator, 
second-order analog loop we have 
(5) 
By direct comparison of the two filters (Eqs. 4 and 5) we 
have 
Now we consider the spectrum of the equivalent noise 
process by considering first the time autocorrelation func- 
tion. Since we assume all pulses have duration MT,, sec- 
onds and take on the values of +1 or -1 with equal 
I Kvco 
5 
Fig. 2. Equivalent analog linear loop model 
probability, it can be shown that the correlation function 
R ( T )  is given by 
(7) 
for - MT,, L T -I MT,, and is zero elsewhere. The associ- 
ated noise power spectrum under the assumption that 
oMT,, < < 1 is well approximated by 
P (0)  MT,, (8) 
so that if the loop noise bandwidth WL is small compared 
to l / M T , ,  it can be assumed that P ( o )  = P ( 0 )  for all O. 
This assumed flatness of the noise is utilized to evaluate 
the phase error variance. 
NOW consider the heart of the ADPLL, the phase detec- 
tor. The detector is formed from the combination of the 
transition sample detector, the hard quantizer, and the 
transition shape of the subcarrier waveform along with 
the m-sample accumulator. The model of the low-pass, 
filtered, squarewave subcarrier signal is illustrated in 
Fig. 3. The transition region is modeled as a linear func- 
tion since laboratory experiments indicate that it is essen- 
tially linear. 
The transition region forms an integral part of the 
phase detector as will be seen in the following. If, for 
example, the loop thinks the zero crossing is located 
where the negative going transition sample in Fig. 3 is 
positioned, a signal proportional to the error T plus the 
value of the noise sample is added to the present value of 
the m-sample accumulator. After m of these error signals, 
corrected for algebraic sign, are accumulated, the sum is 
hard-limited by the hard quantizer. The output of the 
quantizer is pa,ssed through the second-order filter to the 
timing clock in such a manner as to tend to decrease 
the timing error. The larger the timing error the larger the 
probability of a correct timing update, up to I T I = AT,& 
NEGATIVE-GOING SAMPLE 
Fig. 3. Model of the filtered subcarrier waveform 
entering sampler with a timing error of T 
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For larger values of I T I  the error control signal remains 
constant so that the probability of correct timing update 
is also constant; the control signal then decreases as the 
error nears 180 deg in magnitude (Fig. 3). 
For a timing error of less than AT,,/2, where AT,, is 
the duration of the transition, a noiseless transition sam- 
ple will produce an error control signal e given by (Fig. 3) 
(9) 
In the remainder of the analysis we assume that the 
probability of the error exceeding AT,,/2 is very small 
(Le., we assume high loop SNR), so that we can assume (9) 
holds for all 4. In general, the samples are noisy with 
Gaussian noise ni added to the control voltage e. Each 
sample has variance = NOW, where No is the one-sided 
spectral density and W is the one-sided bandwidth of the 
ideal low-pass filter. Thus it can be shown that the phase 
detector estimate $(+) is given by 
where for convenience we have let 
Evaluating A,, from Eq. (3) (using Eq. 10) produces 
2 4 4  c 
A,,=(;;) rad-l 
where c = m.A/m volts/rad. The total open-loop equiva- 
lent gain is, therefore, from Eqs. (1) and (12) and the 
definition of c, 
where p is defined to be the signal-to-noise ratio of the m 
samples used for updating in the region away from the 
transition (where the subcarrier amplitude is A) and is 
given by 
mAz 
p = N , W  
We now have all the equivalent parameters necessary 
to compute the steady-state phase error variance from ow 
4 
analog loop equivalent. It is shown in Ref. 3 that the ana- 
log loop noise bandwidth depends on the damping param- 
eter r given by 
where r is unitless and A, K, rl, and r2 are parameters of 
the perfect integrator, analog second-order PLL. Using 
our equivalent parameters for A, K ,  rl, and r2 as given by 
Eqs. (l), (6), and (12), Eq. (15) becomes 
The damping factor of the digital loop is then given by 
The loop noise bandwidth is (from Ref. 3) 
T f l  
W,=- 
272 
Combining Eqs. (6) and (16) in (18) we have, for the 
two-sided noise bandwidth, 
It is important to note that this bandwidth is the band- 
width of the digital loop relative to the equivalent digital 
loop parameters. The equivalent analog bandwidth will be 
defined after we obtain the phase error variance (Eq. 23). 
To compute the phase error variance for the second- 
order loop we use the fact that, from linear analog theory, 
the phase error variance U; is given by 
where now the denominator is A&, instead of the ampli- 
tude Az, since A,, is the relative gain between (p and n' (t) 
(Fig. 2). Using Eqs. (8), (12), and (19) in (20) produces the 
linear equivalent phase error variance 
where A,, A,, and (Y are expressed in FSCC. 
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The equivalent analog loop bandwidth can then be 
defined by the relationship 
The equivalent analog loop bandwidth when multi- 
plied by the normalized noise spectral density produces 
the phase error in radians. Solving for (WL)eP we get, for 
the second-order loop, 
remove the sign of the transition sample ambiguity. For- 
hmately, at the nominal command bit error rate of 
the effect of bit errors on the performance of the sub- 
carrier loop can be totally neglected. At higher error rates, 
the loop will start to be degraded by the existence of 
bit errors. 
Since the function of a “perfect integrator” second- 
order loop is to completely remove the average bias due 
to the doppler shift (this has been verified in the labora- 
tory), we shall assume the phase error can be modeled at 
time t (0 t 4 Tb) in the following way 
Letting A, = 0, the equivalent analog loop noise band- 
width for the first-order loop is 
where +& ( t )  is the phase error from the linear equivalent 
model, cpq ( t )  is the phase error due to quantization of the 
phase detector, and the last term is the phase error due to 
doppler. It is seen from the model that the average (time) 
Phase error due to doppler is Zero, although the change 
during a 2eriod is +a. We assume that h (t)  and 4 4  (t) are 
zero mean random processes. 
a A ~ ~ ~ / ~ w p ~ / ~  
(24) Hz 
C m  
(WL)eq = 
It can be shown that if we minimize uE, as defined by 
Eq. (21), for fixed A,, the corresponding (optimum) value 
of r is unity. 
IV. Total Phase Error of the loop 
The time average, mean squared error is then, using 
@7)> 
@ (28) 
Unlike the analog second-order (perfect) loop, where 
there is no similar effect, a doppler shift increases the 
1 
u$ = lD [ 4 L  (4 + 4q @>I” dt + 12
steady-state phase error variance of the ADPLL. This is 
due to the fact that the loop control is hard-limited and 
occurs at discrete. instants of time so that an error can 
build up between update times. The doppler shift is de- 
h e d  as the difference in frequency between half the 
unpurged transition sample rate of the loop and the 
incoming subcarrier frequency. 
At this point we make the additional assumption that 
the two errors, +L ( t )  and +q (t), are independent. Although 
this is not strictly accurate, it is certainly true in the case 
when the thermal noise is zero. Assuming independence, 
we approximate the quantization noise at arbitrary SNRs 
by the quantization noise when the thermal noise is zero. 
Assume that the loop is capable of tracking a relative 
doppler offset of 6 Hz/Hz (6 I The change in phase 
error due to doppler diift, which builds up between up- 
date times (i.e., every MT,, seconds), is given by 
The computation of the quantization noise then be- 
comes simply a matter of computing the error state vari- 
ance based on the relative occurrence of the error states 
of the system when no thermal noise is present. For the - 
case AI = 4A,, and assuming the initial value of the sum- 
mer in the loop filter is zero, it can be shown that the loop 
error goes through the following four error values: 
1 9 1  9 
2 2 2  
4 d  = S f o M T s c  (%) 
where f o  is the subcarrier frequency and MT,, is the time 
between updates. Since, however, the present design of 
the loop is to update every bit time T6, we can write 
Eq. (25) as 
A2,- A,, -A”, - 5 A2, . * * , -- 
$a = V O T b  (26) 
When PSK modulation is present, the loop must be 
modified to feed back the sign of the detected bit to 
This sequence has a zero mean value. The rms quantiza- 
tion error is then easily computed to be (41/4)gA2.  For 
the case A, = 2A,, using the same procedure, it is found 
that the rms phase error is (13/4)% A,. 
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The total phase error variance for the two cases treated 
are given below (with Case I corresponding to the present 
design philosophy): 
Case I, A, = 4A,: 
Case 11, A, = 2A2: 
(SfoTa)' 
12 + -rad2 
Suppose we updated every PTT, seconds, for Case I, 
where ,8 is a scalar factor. Then Eq. (29) would be modi- 
fied to read 
The minimum value of U$ (p) (for design values of A,, A,, 
and p and for 6 = lo-.) is achieved when ,8 = 1.25. Since 
the minimum can be shown to be broad, the value of unity 
for ,B is essentiaily optimum at the present design values 
of A, = 1/80, A, = 1/320, and p = 10. In addition, updat- 
ing every bit time is much simpler to instrument than 
updating every 1.25 bit times. 
V. Comparison with Experimental Values 
The loop was constructed using a commercial low-pass 
filter and a commercial A/D converter truncated to 4 bits; 
the remaining portion of the loop, which is all digital, was 
simulated by a computer. The simulation program was 
developed by Nate Burow of the JPL Telemetry and 
Command Development Group. The results for the timing 
error jitter are shown in Figs. 4 and 5, along with the theo- 
retical curves from Eq. (29).  Two values of A, and A, are 
presented for the case of no doppler and, in addition, the 
case when the relative doppler is which is the maxi- 
mum expected. The ordinate is the total rms timing or 
phase error expressed in degrees, and the abscissa is the 
signal-to-noise ratio STb/N,, where STa is the signal power 
times the bit time (bit energy) and N o  is the one-sided 
noise spectral density. 
STEP SIZES A, = 1/80, = 1/320 
0 NO FREQUENCY OFFSET, EXPERIMENTAL 
A N O  FREQUENCY OFFSET, THEORETICAL 
10 
SUBCARRIER FREQUENCY OFFSET = 10-4, EXPERIMENTAL 
0 SUBCARRIER FREQUENCY OFFSET = lo4, THEORETICAL 
THRESHOLD = 10 dB 
2 I I I I I 
8 12 16 20 24 28 N O  NO1 
STb/No, dB 
Fig. 4. Digital command system subcarrier 
tracking performance 
0 NO FREQUENCY OFFSET, EXPERIMENTAL 
A N O  FREQUENCY OFFSET, THEORETICAL 
SUBCARRIER FREQUENCY OFFSET = 10-4, EXPERIMENTAL 
0 SUBCARRIER FREQUENCY OFFSET = lo4, THEORETICAL 
THRESHOLD = 10 dB 
1 
0 4 8 12 16 20 24 
STb/Nor dB 
Fig. 5. Digital command system subcarrier 
tracking performance 
It is seen in both figures that Eq. (29) is an accurate 
estimate of the actual loop performance. The error be- 
tween the experimental and theoretical values at low 
SNR (10 dB) is due primarily to the phase error exceed- 
ing the linear range of the phase detector (AT&). The 
theory was developed assuming the error never exceeded 
AT,& 
The bias was measured for the case when the doppler 
and was found to be no more than a few offset was 
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tenths of a degree for all SNRs of interest, so that the loop 
does in fact remove the bias due to doppler. 
VI. Conclusions 
An accurate theory for the performance of the second- 
order digital phase locked loop has been developed. “he 
results have been verified by experimental measurements 
and shown to be accurate. In addition, the reason for 
going to a second-order filter, namely, the removal of 
the static phase error, has been justified, with only a small 
resulting increase in timing error variance. Furthermore, 
by decreasing A, and A, appropriately, the timing error 
variance can be reduced as small as desired. 
It should be emphasized that the equations derived 
above will be substantially accurate as long as ‘T+ > 
max (Al, A,) and in addition U+ is less than the range of 
h e a r  operation, that is, 2 ~ 9  <AT,,/2. The former condi- 
tion ensures that the quantization error will not be the 
main source of timing error, and the latter condition en- 
sures that the loop (with high probability) will not be 
outside the linear range. 
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